	Hits	Search Text	DB	Time stamp
lumber	377	cache near2 partition\$3	USPAT;	2002/04/24
1	311	Cache Heal & Partition 40	US-PGPUB;	14:18
			EPO; JPO;	
			DERWENT;	
	,		IBM_TDB	
2	146	pseudo near2 LRU	USPAT;	2002/04/24
	140	pseudo nearz arre	US-PGPUB;	14:18
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
	2965	least adj2 recent\$2 adj2 use\$2	USPAT;	2002/04/24
3	2905	least aujz lecentuz aujz austz	US-PGPUB;	14:19
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
4	941	direct\$2 adj2 map\$2	USPAT;	2002/04/24
	941	ancorar anit mahar	US-PGPUB;	14:19
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
5	3382648	way\$2 or block\$2	USPAT;	2002/04/24
	3382048	Way\$2 of block\$2	US-PGPUB;	14:23
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
		(pseudo near2 LRU) or (least adj2 recent\$2	USPAT;	2002/04/24
6	3020	1 10	US-PGPUB;	14:23
		adj2 use\$2)	EPO; JPO;	
			DERWENT;	
			IBM_TDB	
		//d	USPAT;	2002/04/24
7	132	((pseudo near2 LRU) or (least adj2 recent\$2	US-PGPUB;	14:24
		adj2 use\$2)) and (cache near2 partition\$3)	EPO; JPO;	:
			DERWENT;	
			IBM_TDB	
_		/// 1	USPAT;	2002/04/24
8	9	(((pseudo near2 LRU) or (least adj2	US-PGPUB;	14:24
	,	recent\$2 adj2 use\$2)) and (cache near2	EPO; JPO;	
		partition\$3)) and (direct\$2 adj2 map\$2)	DERWENT;	
			IBM_TDB	
		0.1010	1	2002/04/24
9	9		USPAT; US-PGPUB;	
		recent\$2 adj2 use\$2)) and (cache near2		I -7.
		partition\$3)) and (direct\$2 adj2 map\$2)) and	EPO; JPO;	
		(way\$2 or block\$2)	DERWENT;	
			IBM_TDB	

## => d his

(FILE 'HOME' ENTERED AT 12:18:50 ON 24 APR 2002) FILE 'USPATFULL' ENTERED AT 12:18:59 ON 24 APR 2002 18 S DYNAMIC#### (5A) PARTITION? (3A) CACHE# L1 L2 1552385 S WAY# L3 13 S L1 AND L2 2077)S LRU L4L5 ( L6 ( 1947898)S LEAST 424150)S RECENT? L7 ( 2732528)S USE# 2551) S LEAST (W) RECENT? (W) USE# L8 ( 2951 S LRU OR (LEAST (W) RECENT? (W) USE#) STEP L9 11 S L3 AND L9 L10 2367 S DIRECT? (2W) CACHE# L11 3 S L11 AND L10 L12 35720 S PSEUDO L13 0 S L12 AND L13 L14 => dis 112 1- pn,ti YOU HAVE REQUESTED DATA FROM 3 ANSWERS - CONTINUE? Y/(N):y L12 ANSWER 1 OF 3 USPATFULL US 6370622 B1 20020409 ΡI Method and apparatus for curious and column caching TI L12 ANSWER 2 OF 3 USPATFULL ΡI US 5875464 19990223 Computer system with private and shared partitions in TI cache L12 ANSWER 3 OF 3 USPATFULL US 5717893 19980210 ΡI Method for managing a cache hierarchy having a least ΤI recently used (LRU) global cache and a plurality of LRU destaging local caches containing counterpart datatype partitions => s us5717893/pn 1 US5717893/PN L15 => s partition? L16 138889 PARTITION?

ς- · ·

1 L15 AND L16

=> s 115 and 116

=> dis hit

L17

## L17 ANSWER 1 OF 1 USPATFULL

PΙ

TI Method for managing a cache hierarchy having a least recently used (LRU)

global cache and a plurality of LRU destaging local caches containing

counterpart datatype partitions US 5717893 19980210

AB A method for managing a cache hierarchy having a fixed total storage

capacity is disclosed. The cache hierarchy is logically partitioned to

form a least recently used (LRU) global cache and a plurality of LRU

destaging local caches. The global cache stores objects of all types and

maintains them in LRU order. In contrast, each local cache is bound to

objects having a unique data type T(i), where i is indicative of a

DataType. Read and write accesses by referencing processors or central

processing units (CPU's) are made to the global cache. Data not

available in the global cache is staged thereto either from one of the

local caches or from external storage. When a cache full condition is

reached, placement of the most recently used (MRU) data element to the  $% \left( 1\right) =\left( 1\right) +\left( 1\right) +\left($ 

top of the global cache results in an LRU data element of type  $T(\mathtt{i})$ 

being destaged from the global cache to a corresponding one of the local

caches storing type T(i) data. Likewise, when a cache full condition is

reached in any one or more of the local caches, the local caches in turn

will destage their LRU data elements to external storage. The parameters

defining the partitions are externally supplied.

SUMM The placement and management of cache memories between one or more

processors and one or more main storage devices such as hard disks are

 $% \left( 1\right) =\left( 1\right) +\left( 1\right) +\left($ 

known that the performance of such computer systems is intimately

related to the performance of the cache memories. The prior art shows

various efforts to improve the cache memory performance. These efforts

included the use of multi-level caches for hierarchical management, the

 $% \left( 1\right) =\left( 1\right) ^{2}$  use of separate caches for instruction and for data, the division of

caches into many partitioned caches for parallel and simultaneous

access by a plurality of processors, and many other methods for

connecting the caches to the processors and different ways of managing

the caches.

SUMM The following pertinent patents represent the state of the art in

managing cache memories with either 1) a hierarchical multi-level

structure and/or 2) a partitioned cache configuration: U.S. Pat. No.

4,442,487 by Fletcher et al (Apr. 10, 1984) entitled "Three Level Memory

Hierarchy Using Write and Share Flags", assigned to the same assignee as

the present invention, describes a system of multiple caches between

several processors and several storage devices. In this system of

caches, each processor has its own local cache and there is one cache

shared between all the processors.

SUMM Although Fletcher's patent solves the "cross interrogation problem" that

often occurs when more than one processor can update shared data, the

cache system was managed in a fragmented fashion because a separate  $% \left( 1\right) =\left( 1\right) +\left( 1\right)$ 

Least Recently Used (LRU)-List was maintained for each partition and a

block of data can belong to only 1 of 4 types.

Furthermore, because the

data types stored in the caches were not identified, the cache

management system did not provide a mechanism whereby some types of data

blocks could be kept in the caches longer than other types in response

to the more recent requests of that types of data by the central

processing unit (CPU).

SUMM The Mattson patent provides a separate LRU-List of block number and

shared cache location and a separate available space list of empty

shared cache locations for each process. Furthermore, the replacement

within a partition is based on the LRU List for that process and every

process uses the most recently referenced entries in its

determine a hit to the shared cache, and a shared cache control is

necessary to collect hit and miss data from each process and

periodically reallocate shared cache space to each process. It is

limited by the same difficulties as that was encountered in the

Flecther's patent discussed above.

Reference should also be made to Brenza, U.S. Pat. No. 4,905,141,

entitled "Partitioned Cache Memory With Partitioned Lookaside Table

(PLAT) For Early Assignment Identification", issued Feb. 27, 1990, and

assigned to the same assignee as the present invention, which describes

a system with one shared cache between several processors and several

storage devices. This cache is partitioned into M sub-caches. These M

sub-caches are equally sized caches between one processor with a memory

having M+1 ports for concurrently making requests to a storage device or

devices. This cache organization is illustrated in FIG. 1c. Simultaneous

cache accessing in up to M of the M different caches may be made by M

processor requests if the request on each port i is found in the cache

serving port i. If a miss is detected from any of the M port requests,

that request is sent to every one of the M caches via port M+1. If this

is also a miss, the block is requested from main storage and can be put

into any one of the M caches. This allows for M-parallelism in accesses

to the M caches.

The Brenza patent may be considered to be more flexible in allowing a

data block to go into any one of the M caches. However, because a

separate LRU list must be maintained for each partition and the

replacement within a partition is based on the LRU List for that

partition only, Brenza patent is also limited by the same difficulties

as experienced by all the cache management systems where a fragmented

cache control scheme is utilized.

SUMM U.S. Pat. No. 4,503,501 by Coulson et al (Mar. 5, 1985) entitled

"Adaptive Domain Partitioning of Cache Memory Space", describes a

system with one shared cache between several processors and several

storage devices. This cache is partitioned into  ${\tt M}$  sub-caches. These  ${\tt M}$ 

sub-caches are called partitions P1, P2, . . . , PM. Partition P1

holds blocks of size B1, partition P2 holds blocks of size B2, . . . ,  $\,$ 

and partition PM holds blocks of size BM, where B1, B2, . . , BM are  $\,$ 

all different. As a further refinement, every sub-cache or partition

is divided into fixed sized "domains" where each "domain" is large

enough to store b1 blocks of size B1, or b2 blocks of size B2, . . . ,  $\,$ 

or bM blocks of size BM. In this manner, there are D1 domains in

partition P1 capable of holding a total of D1\*b1 blocks of size B1, D2

domains in partition P2 capable of holding a total of D2\*b2 blocks of

size B2, . . , and DM domains in partition PM capable of holding a  $\overline{\phantom{a}}$ 

total of DM\*bM blocks of size BM. An example of this cache organization

is shown in FIG. 1e with M=3, D1=2, D2=5, D3=3, B1=4, B2=3, B4=2, b1=3,

b2=4, and B3=6.

SUMM Each sub-cache or partition is managed by maintaining an LRU List of

blocks in that partition. When a block of size Bi is requested, the

LRU List for partition Pi is examined to see if the block is present.

If the block is in the list, the list entry gives the cache address of

the block, the LRU List is updated to make the requested block the most

recently referenced block and the cache controller sends the data to the

requestor. If the requested block is not in the list, the cache

controller uses the LRU entry in the list to determine the cache address

of the data to be replaced with the requested block of data, and after

replacement has occurred, the replaced block is removed from the LRU

list and the LRU List is updated to make the requested block the most

recently referenced block and the cache controller sends the data to the requestor.

SUMM The Coulson patent is again limited by managing the cache system in a

fragmented manner in maintaining a separate LRU-List for each

partition and using the LRU List for data replacement within a

partition. This patent also disclosed that the number of domains in a  $% \left( 1\right) =\left( 1\right) +\left( 1$ 

given partition can be dynamically changed to make more efficient use

of the cache.

SUMM However, dynamically changing a domain in Coulson involves the removal

of all the data blocks in the domain from the cache in order to make the

switch, which may result in sudden changes in performance. Furthermore,

the domain switching algorithm tends to treat all DataTypes equally in

that the ratio of partition stages to number of partition frames is

the same for all data types (DataTypes). This method of partitioning

is a `minimum loss` rather than a `maximum gain` method because there

are no definitive correlations between the heuristic allocation of

domains to each partition and the types of CPU processes requesting

the cache data. The dynamic variation of cache partition alone may not

result in hit ratio improvements.

SUMM Furthermore, it is another object of this invention to provide a means

for logically partitioning the cache into M+1 sub-caches or

partitions where M is an integer and some of the subcaches are

implemented for storage of data records of specific
DataType thus

allowing some DataTypes to remain in the cache longer than other

DataTypes.

SUMM Furthermore, it is another object of this invention to provide a means

whereby all logical partitions of the cache are globally managed and

controlled from a common data structure accessed by a single cache manager.

SUMM Furthermore, it is another object of this invention to provide a means

whereby the partition sizes can be periodically reconfigured in an

attempt to achieve higher hit ratios than could be obtained from a set

of fixed partition sizes.

SUMM Furthermore, it is another object of this invention to provide a means

whereby the partition sizes can be periodically reconfigured by

altering a single data structure accessed by a single cache manager

without having to move or alter any data actually stored in the cache,

except for the possibility of having to push some data, which has been

altered, out of the cache.

SUMM It is further an object of this invention to broaden the scope of the

applications of the invention by replacing each "cache", "sub-cache", or

"partition" mentioned in the background references or other literature

with the "Partitioned Cache" of this invention. This substitution is

easily achievable since each "cache", "sub-cache", or
"partition"

 $\bar{\ }$  mentioned in the reference literature uses a single LRU-List for

management and control of a single blocksize "cache", "sub-cache", or

"partition" and, by changing that LRU-List to the LRU-List of this

invention, each "cache", "sub-cache", or "partition" becomes a more

efficient "Partitioned cache", "Partitioned sub-cache" or "Partitioned partition" which has the potential of producing a

higher number of hits.

SUMM The objects of the invention are satisfied by making a logical

subdivision of a cache memory array. The present invention teaches a

cache management system for operation with at least one computer CPU.

The cache management system is capable of fetching a plurality of data

blocks from a system storage hierarchy for temporary storage and for

rapidly transferring the data blocks to the CPU for processing. The

cache management system comprises a cache array having a global

partition and a plurality of DataType partitions. The global

partition and DataType partitions have cache memory stores capable

of storing a plurality of data blocks. The cache management system

further has a cache manager which is capable of receiving a data memory

request from the CPU requesting a read or write operation of at least

one data block. The cache manager further has a cache manager memory,

and the cache manager memory has a cache manager directory and a

DataType Table. The cache manager directory comprises a plurality of

data entries wherein each data entry is indicative of a data block name,

a data block DataType, a cache array address of a data block, a pointer

pointing to the cache array address of a more recently used data block,

a pointer pointing to another data entry in the cache manager directory

reflecting the relative positioning of the data entry in the directory,

an address of an available cache array space, a maximum number of data

blocks for a cache partition, and a status control data item. The

DataType table has a plurality of DataType entries wherein each DataType

entry comprises a data block category name and a DataType identifier.

The data memory manager further has a cache management means whereby

upon receipt of a data memory request from the CPU, the management means

executes the memory request for the CPU and updates the cache manager

directory. The cache management means further examines the DataType

table and moves the data blocks in and out of the global and the

DataType partitions in the cache array in accordance with the

DataTypes. The present invention teaches a cache manager which manages

the cache system by use of a single cache manager directory to maintain

 $\ensuremath{\text{a}^{-}}\xspace \ensuremath{\text{logically partitioned cache}}\xspace$  . The cache memory is maintained to have

an integrated configuration and therefore is capable of achieving a

close to optimal cache management efficiency.

DRWD FIG. 4c is a schematic illustration showing the details of a

Partition-Entry row in the cache directory table referring to

partitions of the cache array.

DRWD FIG. 4f is a schematic illustration showing some possible ways of using

the name field in an LRU-List-Entry and a Partition-Entry. DRWD FIG. 6 is a schematic illustration of the cache directory table as set

forth in this invention with entries in the table used to illustrate a

 $\,$  particular partitioned cache organization and LRU order among the

blocks in the cache array for the present invention.

DRWD FIG. 8 is a schematic illustration of steps required to change the

partition sizes in a Partitioned Cache as PO diminishes.

DRWD FIG. 9 is a schematic illustration of steps required to change the

partition sizes in a Partitioned Cache as PO diminishes.

DRWD  $\overline{\text{FIG.}}$  13 is a schematic illustration of a flow chart describing the

 $\,$  process executed by the cache manager to change partition sizes in the

partitioned cache of this invention for the present invention.

DETD The objects of the invention are satisfied by logically subdividing a

solid-state memory into one global partition and a plurality of

DataType partitions, i.e., M partitions, each capable of holding an

integer number of blocks of data where each block is of the same size.

The sum of all the blocks in all the partitions is the total number of

blocks that can be stored in the cache. The size of each partition,

i.e., the number of blocks in each partition, is determined by an

analysis process external to this invention whereby it is determined

that such a partitioning is likely to produce equal to or higher hit

ratios than could be produced by any of the cache schemes referenced in

the background or other literature. A schematic illustration of a cache

organization as set forth according to the present invention is shown in

FIGS. 2 and 3.

DETD Partition 0, P0, of the M+1 cache partitions is assigned to storage

of blocks of all DataTypes and each other partitions, P1, 2. . . ,

PM are assigned to storage of blocks of only one DataType, I1, T2, . . .

, TM respectively. When an application requests a block of data, B, the

cache manager must find B, tag B with a DataType, Tb, make room for it

in partition P0 of the cache, and make it the Most Recently Used block

 $\hat{i}n$  PO. There are several cases to consider to summarize the cache

manager operations, but IN ALL CASES the entry for B in the LRU-List  $\,$ 

the data can be overwritten, and the dirty bit in the LRU-List entry  $% \left( 1\right) =\left( 1\right) +\left( 1\right$ 

turned on. If the request is a READ then the data can be transferred to

the requestor. For both READ and WRITE requests the current type, Tb, is

stored in the LRU-List entry, and B is made the Most Recently Used, MRU,

block in partition PO.

DETD Case 1 (a cache hit) is if the cache manager finds an entry for B in the

 $\bar{\ }$  LRU-List and determines that Block B is at cache location L and is in

partition PO, then the cache manager makes B the MRU entry in PO by

moving the entry for B in the LRU-List from its current position to the  $% \left( 1\right) =\left( 1\right) +\left( 1\right) +\left($ 

top of the LRU-List and block B must be either sent to the requester or

received from the requester and written into location  ${\bf L}$  with a

corresponding setting of the dirty bit.

DETD Case 2 (a cache hit) is if the cache manager finds an entry for B in the

LRU-List and determines that B is at cache location L and is in

partition Pa (Pa not=P0). Then the cache manager logically moves (the

block B in the cache is not moved) B from Pa to P0 by removing the entry

for B in the LRU-List from its current position and moving it to the top

of the LRU-List. This will effectively increase the number of blocks in  $% \left( 1\right) =\left( 1\right) +\left( 1\right) +\left($ 

PO by one and decrease the number of blocks in Pa by one. If PO was not

full the cache manager is done with the LRU-List and block B must be

either sent to the requester or received from the requester and written

into location L with a corresponding setting of the dirty bit. However,

if P0 was full, then P0 has one too many blocks in it and the cache

manager must determine which block, block C, is the LRU block in PO and

logically remove C from PO and decrease the number of blocks in PO by

one. If the LRU-List entry for block C indicates that C had DataType Tc,

then the cache manager must logically make C the MRU block in Pc and

increase the number of blocks in Pc by one. If Pc was not full then the

one too many blocks in it and the cache manager must determine which

block, block D, is the LRU block in Pc and logically remove D from Pc  $\,$ 

and decrease the number of blocks in Pc by one. If the entry for D in

the LRU-List had the dirty bit turned on then the cache manager must

write the data in that cache location to disk, turn off the dirty bit,

and mark the location as empty. Block B must then be either sent to the  $% \left( 1\right) =\left( 1\right) +\left( 1\right) +\left($ 

requester or received from the requester and written into location  $\boldsymbol{L}$ 

with a corresponding setting of its dirty bit.

DETD When the cache manager is instructed to change the partition sizes it

must take the following actions assuming P0 is full. If P0 is to be made

smaller by KO blocks, the cache manager must move KO blocks from PO to

the other partitions and decrease the number of blocks in PO by KO.

The DataType of each block in the set KO determines into which

partition it must be put. If K1 of them go to P1, then the number of

blocks in P1 needs to be increased by K1, etc. If P0 is to be made

larger by KO blocks, the cache manager must move KO blocks from the  $\hfill \ensuremath{\mathsf{L}}$ 

other partitions to PO and increase the number of blocks in PO by KO.

The blocks selected from the other partitions must be carefully done

so that all the blocks that logically end up in PO are more recently

referenced than any block remaining in one of the other partitions.

Again if K1 blocks logically move from P1 to P0 then the number of

blocks in P1 must be decreased by K1, etc. If any partition P1, P2, .

. . , PM has too many blocks in it, for example if Pb has Kb too many

blocks in it, then the Kb LRU blocks in Pb must be removed from the

cache by: writing the corresponding data to disk if the dirty bit is

turned on; marking the entry not in cache; and marking the cache

locations as empty.

DETD In this way partition sizes can be changed at pre-determined times in

an attempt to maximize the number of hits to a cache. It should be noted that, in all of the above cases, when

the desired size of P0 is zero, the "Partitioned Cache" of this invention becomes

similar to other partitioned caches in the literature, and the new

management methods proposed for this invention can be used to manage

those caches. It should also be noted that any cache in the literature

that is managed from a single LRU-List can easily be changed to the

"Partitioned-Cache" of this invention with the obvious advantages.

DETD As discussed above, the logical partitioning, the periodic changing of

partition sizes, the dynamic categorization of blocks of data into

disjoint DataTypes, the ability to "re-fetch" old data blocks, and the

control of all the above by a single cache manager operating on two

tables (a table to store an LRU-List with embedded control entries, and

a table to store how the cache manager should assign DataTypes to blocks

of data) stored in memory used by the cache manager, are all designed to

be used in a solid-state cache memory subsystem operating to contain

data permanently stored on disk memory in anticipation of its being

requested by a process running on a host computer. The cache memory

subsystem may either be separate from a host computer having its own

processor and memory, or a task running in a host computer like the

bufferpool manager in many database systems.

DETD Again referring to FIG. 3, the present invention is concerned with five

operations performed by the cache manager. 1) In response to a request

from a process external to this invention, such as system start up, the

cache manager can logically partition the storage space in the cache

array 36 into M+1 subportions, sub-caches, or "partitions" PO, P1, . .

. , PM, with each partition able to store CO blocks, C1 blocks, . . .

, and CM blocks respectively, where  $\mathrm{CO} + \mathrm{C1} + \mathrm{C2} + \ldots + \mathrm{CM}$  equals the total

number of blocks that can be stored in the cache array 36. The cache

manager 34 can achieve this logical partitioning of cache array 36 by

initializing certain entries in a Table 2 (see FIGS.

4a-4f) stored in memory 42. 2) As each write or read request from host

process(s) 38 is received by the cache manager 34, the cache manager assigns 1 of M possible DataTypes to the requested block. Over time the same block of

data may be assigned different DataTypes according to who (which process

38) made the request, what data was requested, or why the data was

requested, the information being provided by the host process 38. The

cache manager 34 determines the DataType to assign to each block of data

by consulting a Table 1 (FIG. 5) stored in memory 42. 3) In response to

a sequence of requests from process(s) 38 running on host processor(s)

10, the cache manager 34 can cause blocks to logically "flow through"

the cache array 36 in a novel manner that can increase the number of

hits to the cache by allowing blocks belonging to all DataTypes to be

treated equally (by sharing the use of one partition) as long as they

are "young" or frequently re-referenced, and then forcing each block

into its own partition, according to its DataType, as they "age" or

have not been referenced for a long time, so that blocks belonging to

certain DataTypes will remain in the cache longer than blocks belonging

to other DataTypes. The cache manager 34 can achieve this logical "block

flow" in cache array 36 by updating certain entries in a Table 2 (see

FIGS. 4a-4f) stored in memory 42. 4) In response to requests from a

process external to this invention, the cache manager 34 can

periodically change the number of logical partitions and sizes of the

logical partitions in the cache array 36 (so that a higher

hits to the cache array 36 can be obtained than could be obtained with

any fixed set of partition sizes). The cache manager can be changing

the partition sizes concurrently with performing its normal operation.

The cache manager 34 can achieve this dynamic logical partition size  $% \left( 1\right) =\left( 1\right) +\left( 1\right$ 

change in the cache array 36 by updating certain entries in a Table 2

(FIGS. 4a-4f) stored in memory 42. 5) In response to the availability of

space in the cache array 36 and a set of pre-determined rules provided

by a process external to this invention, the cache manager 34 can or

cannot "re-fetch" blocks of data that are currently not in the cache

array 36, but were previously in cache array 36, because they have a

high probability of being requested by a process 38 running on the host

processor 10. The cache manager 34 can determine which blocks to

"re-fetch" by referring to historical entries in a Table 2 (FIGS. 4a-4f)

stored in memory 42.

DETD In order to better understand the operation of this invention it is

necessary to first describe the "cache directory", or Table 2, that the

cache manager 34 uses to control the logical partitioning of the cache

array memory 36. FIGS. 4a-4f depict the preferred embodiment of the

cache directory as a table which is stored in the cache manager memory

42. This cache directory contains two doubly linked lists. The first

double linked list refers to a least recently used list (LRU List) of

blocks of data and their associated DataType, status, and control

information currently residing in the cache. The second double linked

list is an available space list of empty block locations in the cache

array.

DETD Referring to FIG. 4a, the preferred embodiment of the cache directory 50

is stored as a table with plural 32-byte rows, each of which contains

information about the blocks of data stored in the cache array. FIG. 4a

shows there are four types of rows, Empty Rows (er) 52, LRU List Entry

rows (le) 56, Partition Entry rows (pe) 58, and Available Cache Array

Space rows (av) 54. An Empty Row (er) can become either a LRU List Entry

(le) row or an Available Cache Array Space (av) row and, in a similar

manner, (le)'s and (av)'s can become (er)'s.

DETD The next eight bytes, bytes 04-11, (na) 62 are used to store a "name"

for a requested block. Two examples of such names are given in FIG. 4f.

The next four bytes, bytes 12-15, (ca) 63 are used to store a cache

array address for a block of data. The next four bytes, bytes 16-19,

(LF) 64 are used as an LRU-List forward pointer and store the row number

(of a row in the cache directory table 50) of the next entry, after the

current entry, toward the bottom of the LRU-List. The next four bytes,

bytes 20-23, (LB) 65 are used as an LRU-List backward pointer and store

the row number (of a row in the cache directory table 50) of the next

entry, before the current entry, toward the top of the LRU-List. The

next four bytes, bytes 24-27, (PF) 66 are used as a Partition-List

forward pointer and stores the row number (of a row in the cache

directory table 50) of the next entry, after the current entry, toward

the bottom of a Partition-List. The next four bytes, bytes 28-31, (PB)

67 are used as a Partition-List backward pointer and store the row

number (of a row in the cache directory table 50) of the next entry,

before the current entry, toward the top of the Partition-List.

DETD FIG. 4c shows the 32-byte row that makes up each Partition-Entry 58.

The first two bytes, bytes 00-01, (cn) 60 contain 16 bits of

status/control information which is described more fully with respect to

FIG. 4e. The next two bytes, bytes 02-03, (PN) 68 are used as

partition name PO, P1, P2, . . , or Pn. The next four bytes, bytes

04-07 are reserved. The next four bytes, bytes 08-11, (MB) 69 are used

to store the maximum number of blocks that can be stored in this

partition of the cache array 36. The next four bytes, bytes 12-15,

(NB) 70 are used to store the number of blocks that are currently stored

in this partition of the cache array 36. The next four bytes, bytes

16-19, (LF) 64 are used as an LRU-List forward pointer and store the row

number (of a row in the cache directory table 50) of the next entry, after the current entry, toward the bottom of the LRU-List. The next four bytes, bytes 20-23, (LB) 65 are used as an LRU list backward pointer and store the row number (of a row in the cache directory table 50) of the next entry; before the current entry, toward the top of the LRU-List. The next four bytes, bytes 24-27, (PF) 66 are used as a Partition-List forward pointer and store the row number (of a row in the cache directory table 50) of the next entry, after the current entry, toward the bottom of a Partition-List. The next four bytes, bytes 28-31, (PB) 67 are used as a Partition-List backward pointer and store the row number (of a row in the cache directory table 50) of the next entry, before the current entry, toward the top of the Partition-List. DETD Bit 00 (er) =1 means this row is empty. 0 means this row has data in it. Bit 01 (le) = 1 means this row is an LRU-List-Entry 56. 0 means this row is not an LRU-List-Entry 56. Bit 02 (pe) = 1 means this row is a Partition-Entry 58. 0 means this row is not a Partition Entry 58. Bit 03 (ac) = 1 means this row is an Available-Space List Entry 54. 0 means this row is not an Available-Space List Entry 54. Bit 04 (pz) =1 means the block referred to by this entry is in partition PO. O means the block referred to by this entry is not in partition PO. Bit 05 (ic) = 1 means the block referred to by this entry is in the cache array. O means the block referred to by this entry is not in the cache array. Bit 06 (db) =1 means the block referred to by this entry has data different from the data for a block with the same name that resides on disk (the block is dirty). It has been written into by a host process and

has not been written to disk.

O means the block referred to by this entry has data the same as the data for a block with the same name that resides on disk (the block is clean). It has not been written to disk.

Bit 07 (it) =

1 means the block referred to by this entry is in transit, either being filled from disk or host or being sent to disk or host O means the block referred to by this entry

is not in transit, it is neither being filled from disk or host nor disk or host. The remainder of the bits, bits 08-15, are reserved for other uses.

Referring to FIG. 4f, two examples of "names" for blocks of data are

given. The first example, 100, illustrates a row called "a" in the cache

directory table 50 which is a row with an LRU-List-Entry 56 with the

name field, na, filled in. This name field is referred to as a[na], and

in this case has a [na] = dev, cyl, hd, Rec where dev = device #, cyl=cylinder

#, hd=head #, and Rec=record or block # which is a common way to address

a block of data stored on disk. The second example, 101, illustrates a

row called "b" in the cache directory table 50 which is a row with an

LRU-List-Entry 58 with the name field, na, filled in. This name field is

referred to as b[na], and in this case has b[na] = DBID, PSID, Sec, Page

where, DBID=database #, PSID=pagespace #, Sec=dataset partition #, and

Page=page # which is a common way to name a page in a database system.

The third example, 102, illustrates a row called "c" in the cache

directory table 50 which is a row with a Partition-Entry 54 with the

name field, PN, filled in. This name field is referred to as c[PN], and

in this case has c[PN] = Pt # or the number for partition t. Any unique

name can be used in the name fields (na) or (PN) and the invention will

still operate.

One of the major advantages of this invention is the ability of the

cache manager to manage the partitions such as shown in FIG. 2 from a

single table stored in memory 42 used by the cache manager 34. Whereas FIG. 2 shows a Partitioned Cache array holding 25 blocks with each block belonging to one of 5 DataTypes, FIG. 6 illustrates the preferred embodiment of a cache directory table showing 50 rows and 14 columns with entries necessary for multiple partition management in a Partitioned Cache array holding 18 blocks with each block belonging to one of three DataTypes, T1, T2, or T3. Six of the control bits for each row are shown in the first six columns of FIG. 6. The first 6 rows contain Partition-Entrys and have the cn(pe) bit=1. The partition names, given by the PN field of the Partition-Entry (column 7 in the table) are PO, P1, . . . , P5 respectively. The MB field of the partitions indicate that partition PO can hold a maximum of 8 blocks, P1 7 blocks, P2 3 blocks, and P3 0 blocks. The NB field of the partitions indicate that each partition is full, currently storing the maximum number of blocks. In the preferred embodiment, the PF field 118 (column 13 DETD of FIG. 6) of the row for partition PO (row-0) has the unique role of giving the row number of the first entry in an LRU-List used to manage this "Partitioned-Cache". Since the value in PO[PF]=12, the entry in row 12 119 of the table starts the LRU-List needed by the cache manager, and represents the most recently referenced MRU block of data in the cache array. This row is said to be the top entry in the LRU-List. Referring to row-12 of FIG. 6, it is not empty (row-12 control field (cn) bit 0 (er) is 0 or R12[cn(er)]=0), it is an LRU-List-Entry (R12[cn(le)]=1), it is not a Partition-Entry (R12[cn(pe)]=0), it is not an Available-Space-Entry (R12[cn(ac)]=0), it is in partition P0 (R12[cn(pz)]=1), and the block of data represented by this the cache array (R12[cn(ic)]=1). Continuing across Row 12 of FIG. 6, the

DataType of the block of data represented by this entry is type 1

(R12[DT]=1), this block has the name "name-01"

(R12[na]=name-01), the

block of data represented by this entry is stored in frame 11 in the

cache array (R12[ca]=11), the next most recently used (referenced) block

is referred to by the entry stored in row 33 of the table (R12[LF] = 33),

and the least recently used (LRU) block is referred to by the entry

stored in row 17 of the table (R12[LB]=17). In a similar manner, row 33

has the same control bits, and the DataType of the block of data

represented by this entry is type 2 (R33[DT]=2), this block has the name

"name-02" (R33[na]=name-02), the block of data represented by this entry

is stored in frame 04 in the cache array (R33[ca]=04), the next most

used block is referred to by the entry stored in row 20 of the table

(R33[LF]=20), and the least recently referenced block is referred to by

the entry stored in row 12 of the table (R33[LB]=12). Whereas FIG. 6 illustrates the data as it is stored in the DETD cache

directory, FIG. 7 presents the LRU-List in top to bottom order where for

any LRU-List-Entry X (corresponding to row-X in the cache directory

table) only fields X[na], X[DT], and X[cn(ic)] are shown. For any

Partition-Entry Pt (corresponding to row-t in the cache directory

table) only fields Pt[PN], Pt[MB], and Pt[NB] are shown in FIG. 7. FIG. 7 illustrates the preferred embodiment of the steps DETD

necessary for a cache manager to manage a "Partitioned-Cache" array holding 18 blocks

with each block belonging to one of three DataTypes, T1, T2, or T3. The

LRU-List illustrated in Step 1 of FIG. 7 is the LRU-List represented by

the entries in the cache directory of FIG. 6 and shows an LRU-List for

three DataTypes, M+1=4 partitions of block sizes C0=8, C1=7, C2=3, and

C3=0, corresponding to partitions P0, which can hold blocks of data of

any DataType (T1, T2, or T3), P1 which can hold only blocks of DataType

T1, P2 which can hold only blocks of DataType T2, and P3 which can hold

only DataType T3, respectively. Each Step in FIG. 7 illustrates an

LRU-List containing both LRU-List-Entries and Partition-Entries, but

only a part of the complete entries described in FIGS. 4a-4f and

illustrated in FIG. 6 are shown in FIG. 7 because that is sufficient to

demonstrate the invention.

Referring to the LRU-List for Step 1 120 in FIG. 7, the DETD top

LRU-List-Entry is the most recently referenced block in the cache array.

It has a name [na]="Name-01" 122, a DataType [DT]=T1 124 and an in cache

bit (ic) =1 126 that says that the block is present in the cache array.

The next most recently referenced block in the cache array has

[na] = "Name - 02", [DT] = T2, and (ic) = 1 that says that the block is present

in the cache array. Similar statements can be made about the top eight

LRU-List-Entries shown in Step 1. The ninth entry from the

LRU-List is a Partition-Entry 128. It has a name field [PN] = P0,

meaning it refers to Partition-O, a Maximum Number of Blocks field

[MB] = 08, and a Total Number of Blocks field [NB] = 08meaning that all

blocks in the partition are filled. The position in the LRU-List of

the Partition-Entry for partition PO 128 is not an accident. It is

ninth from the top because the eight blocks above it with (ic)=1 in the

LRU-List are precisely the eight blocks allocated to partition P0.

The 28-th entry from the top of the LRU-List is also a Partition-Entry

130. It has [PN] = P1, meaning it refers to Partition-1, a Maximum

Number of Blocks field [MB] = 07, and a Total Number of Blocks field

[NB] = 07 meaning that all blocks in the partition are filled. The

position in the LRU-List of the Partition-Entry for partition P1 130

is also not an accident. It is 28-th from the top because there are

exactly 7 LRU-List-Entries above it having DataType T1 and (ic) = 1 lying

between the Partition-Entry for P1 and the Partition-Entry for PO.

The 17-th entry from the top of the LRU-List is also a Partition-Entry

132 with [PN] = P2, [MB] = 03, and [NB] = 03, meaning that all blocks in the

partition are filled. Partition-Entry P2 is 17-th from the top

because there are exactly 3 LRU-List-Entries above it having DataType T2

and (ic) = 1 lying between the Partition-Entry for P2 and the

Partition-Entry for PO.

Still referring to Step 1 of FIG. 7, the 10-th entry from DETD the top of the

LRU-List is the last Partition-Entry 134, has [PN] = P3, [MB] = 0, and

[NB]=0, meaning it can store no blocks and no blocks are allocated to

it. Partition-Entry P3 is 10-th from the top because there are exactly

zero LRU-List-Entries above it having DataType T3 and (ic) = 1 lying

between the Partition-Entry for P3 and the Partition-Entry for PO.

Assume that the request is for "name 12" and that an entry for that name

is located in row-31 (see FIG. 6) of the cache directory and the 14-th

item in the LRU-List (see FIG. 7). The cache manager is now ready to

proceed with satisfying the request and updating the LRU-List. Referring

to FIG. 6, since R31[cn(ic)]=1, the cache manager can send or receive

data into the associated block located at cache frame R31[ca]=16 in the

cache array. Having satisfied the request, the cache manager must then

determine which partition contained the page, logically remove the

page from that partition, and logically put the page as the most

recently referenced page in partition PO. Those skilled in the art

will recognize that removing an item from a double linked

simple matter of changing four pointer values in the list. Thus, the

entry for Name 12 can be removed from the list shown in Step 1 of FIG.

7. Since Name 12 had a DataType of T2, it was in partition P2 of the

"Partitioned Cache". Referring to FIG. 7, the Partition Entry for P2

is easily located in the Table as being row 2. Since Name 12 has

logically been removed from P2, the Total Number of Blocks, R31[NB],

must be reduced by one as is illustrated by P2 138 in Step 2 of FIG. 7.

DETD Referring to FIG. 6 again, the Partition-Entry for PO is easily

located at row 0 in the table. Since Name 12 should be logically added

to PO, the Total Number of Blocks PO[NB] must be increased by one as is

illustrated by PO 140 in Step-2 of FIG. 7.

DETD The LRU-List shown in Step 2 of FIG. 7 is inconsistent. The

Partition-Entry for P0 140 indicates that P0 can hold a maximum of 8

blocks and 9 have been assigned to it. This inconsistency can be solved

by exchanging PO and the LRU-List-Entry 142 just above PO. One skilled

in the art will recognize that this can be done by changing 6 pointer

values in the doubly linked LRU-List. However since entry 142 had a

DataType of T1, the block for Name-08 142 was logically moved from P0 to

P1 and P0[NB] field of P0 146 must be decreased by one and the P1[NB]

field of P1 144 must be increased by one as shown in Step 3 of FIG. 7.

DETD The LRU-List shown in Step 3 of FIG. 7 is still inconsistent. The

Partition-Entry for P1 144 indicates that P1 can hold a maximum of 7

blocks and 8 have been assigned to it. This inconsistency can be solved

by moving P1 toward the top of the LRU-List until it is above the first

entry encountered with DataType T1 and (ic)=1, then subtracting one from

the P1[NB] field in P1 148 as shown in Step 4 of FIG. 7.

would leave an LRU-List-Entry 150 below P1 with DataType T1 and (ic)=1,

the cache manager must make (ic)=0 for the entry corresponding to  $\frac{1}{2}$ 

"name-24" by either writing the corresponding block of data in the cache

array to disk, or otherwise make this space available and add the

available cache address to the available list. To make the space

available, an empty row is located in the hash table by generating a

random name, hashing it to a row number in the table, if the row is

empty an empty row has been found, otherwise examine the next row in the

table, etc., until an empty row is found. To make that row an available

space row, make (er)=0, (av)=1. Put the cache frame number in the [ca]

field, and add this entry just after the "top" of available-space list

entry located as the last row of the cache directory of FIG. 6. Then

(ic)=0 in the "name 24" 152 entry as shown in Step 4 of FIG. 7.

DETD Referring to Step 4 of FIG. 7, the LRU-List is consistent, but the cache

manager now has a unique opportunity as a direct result of this

Partitioned Cache structure. P2 154 has P2[MB]=3 and P2[NB]=2, meaning

that there is a hole (it is not full) in partition 2. Thus, the cache

manager can "re-fetch" the first LRU-List-Entry 156 below P2 into the

cache array at an available cache array location (as obtained from the

available-space list). Then P2 154 can be moved down to be located just

below "name 15" 156 and P2[NB] increased by one to =3. In many cases,

this re-fetching of old data can increase the hits and response time to

the cache because (in this case) it could be better to have an old entry

of DataType T2 in the cache than an old entry of DataType T1 (which was

pushed out of the cache in Step 3 of FIG. 7). Details performed by the

cache manager to implement the above changes to the LRU-List are given

in the flow diagrams of FIGS. 11 and 12. Those skilled in the art can

recognize these flow diagrams as descriptive of a program stored in

memory 42 executable by a computer processor located in the cache

manager 34 of FIG. 3 which will cause bytes in the cache directory, also

stored in memory 42, to be updated and thus reflect the actions

described in FIG. 7.

According to the present invention, periodic changing of DETD partition

sizes is provided in accordance with an external request to the cache

manager. For example, if the partitions were allocated as shown in

Step 1 of FIG. 7 to be C0=8, C1=7, C2=3, and C3=0 and an external

process requested that they be changed to C0=4, C1=3, C2=4, and C3=7,

the cache manager would change the respective [MB] fields in the

Partition-Entries for PO, P1, P2, and P3 to be 4, 3, 4, and 7 as shown

in Step 1 of FIG. 8.

The LRU-List shown in Step 1 of FIG. 8 is inconsistent. DETD The

Partition-Entry for P0 170 indicates that P0 can hold a maximum of 4

blocks and 8 have been assigned to it. This inconsistency can be solved

by moving P0 170 toward the top of the LRU-List. First, past Name-08

whereby one is subtracted from the [NB] field of PO and one is added to

the [NB] field of P1, then past Name-07 whereby one is subtracted from

the [NB] field of PO and one is added to the [NB] field of P2, then past

Name-06 whereby one is subtracted from the [NB] field of PO and one is

added to the [NB] field of P1, then past Name-05 whereby one is

subtracted from the [NB] field of PO and one is added to the [NB] field

of P2, and partition P0 is consistent. The LRU-List would then be as

shown in Step-2 of FIG. 8.

The LRU-List shown in Step 2 of FIG. 8 is also inconsistent. The

Partition-Entry for P1 180 indicates that P1 can hold a maximum of 3

blocks and 9 have been assigned to it. This inconsistency can be solved

by the cache manager moving P1 180 toward the top of the LRU-List until

6 LRU-List-Entries with DataType T1 and (ic)=1 are below P1. The process

of moving P1 up the LRU-List past entries with [DT]=T1 is facilitated by

the use of partition forward and backward pointers [PF] and [PB]

illustrated in the cache directory table shown in FIG. 6.
Details

performed by the cache manager to implement this movement of a

Partition-Entry are given in the flow diagram of FIG. 13.

Those

skilled in the art can recognize that this flow diagram is descriptive

of a program stored in memory 42 executable by a computer processor

located in the cache manager 34 of FIG. 3 which will cause bytes in the

cache directory, also stored in memory 42, to be updated and thus

reflect the actions described in FIG. 8.

DETD The LRU-List shown in Step-3 of FIG. 8 is still inconsistent. The

Partition-Entry for P2 182 indicates that P2 can hold a maximum of 4

blocks and 5 have been assigned to it. This inconsistency can be solved

by the cache manager moving P2 182 toward the top of the LRU-List until

one LRU-List-Entry with DataType T2 and (ic)=1 are below P2. As each

LRU-List-Entry with DataType T2 and (ic)=1 is put below P2, the cache

manager must see to it that: the block corresponding to the

LRU-List-Entry with DataType T2 and (ic)=1 in the cache array is written

to disk if its data is different from that on disk; the bit is changed

to (ic)=0; and one is subtracted from the [NB] field in P2. The result

of this operation is shown in Step-4 of FIG. 8.

DETD Referring to Step 4 of FIG. 8, the LRU-List is consistent, but the cache

manager now has a unique opportunity as a direct result of this

Partitioned Cache structure. P3 184 has [MB] of 7 and [NB] of 0

meaning that there 7 empty blocks or holes in partition P2. Thus, the

cache manager can "re-fetch" up to seven blocks of DataType T3 from

disk. The blocks to re-fetch can be determined by the cache manager by

moving  $\vec{P3}$  184 toward the bottom of the LRU-List until either the end of

the LRU-List is reached or 7 blocks of DataType T3 are above P3 in the

list. As each LRU-List-Entry with DataType T3 and (ic)=0 is put above

p3, the cache manager must see to it that: the block corresponding to

the LRU-List-Entry with DataType T3 and (ic)=0 is fetched from disk,

tagged with DataType T3 and written into a free location in the cache

array; the bit is changed to (ic)=1; and one is added to the [NB] field

in P3. If the cache manager elects to do this re-fetching, the result is

as shown in Step 5 of FIG. 8 where there is still one empty block in P3

186 because the bottom of the LRU-List was reached after only 6

re-fetches were found in the historical part of the LRU-List.

DETD FIG. 9 gives a second example of applying the flow diagram shown in FIG.

13 to change Partition Sizes where, in contrast to FIG. 8 where P0

gets smaller, PO gets larger. According to the present invention,

periodic changing of partition sizes is provided in accordance with an

external request to the cache manager. For example, if the partitions

were allocated as shown in Step-1 of FIG. 7 to be C0=8, C1=7, C2=3, and

C3=0 and an external process requested that they be changed to C0=10,

C1=2, C2=4, and C3=2, the cache manager would change the respective [MB]

fields in the Partition-Entries for PO 190, P1 192, P2 194, and P3 196

to be 10, 2, 4, and 2 as shown in Step 1 of FIG. 9.

DETD Referring to the LRU-List shown in Step 1 of FIG. 9, the Partition-Entry for P0 190 indicates that P0 can hold a maximum of 10

blocks and 8 have been assigned to it. The size of the this partition

can be increased by moving PO 190 toward the bottom of the LRU-List

until two additional LRU-List-Entries that have (ic)=1 are above P0.

However, PO cannot be below any other partition so P3 must also be

pushed down the LRU-List. Thus, the cache manager attempts to move PO

and P3 down past Name-09, but since Name-09 has DataType T3 and the

[NB]=0 field of P3 indicates that no blocks are allocated between P3 and

PO, Name-09 must be added to the bottom of the PO, P3 chain and pushed

along with PO and P3 down past Name-10 where because its

cache manager adds one to the [NB] field of PO and subtracts one from

the [NB] field of P1, then down past Name-11 where the cache manager

adds one to the [NB] field of PO 190 and subtracts one from the [NB]

field of P2 194, at which point P0 200 is full. The resulting LRU List

is shown in Step-2 of FIG. 9.

The LRU-List shown in Step-2 of FIG. 9 is inconsistent because the

Partition-Entry for P1 204 indicates that P1 can hold a maximum of 2

blocks and 6 have been assigned to it. As before, this inconsistency can

be solved by the cache manager moving P1 toward the top of the LRU-List

until 4 LRU-List-Entries with DataType T1 and (ic)=1 are below P1. Each

time an LRU-List-Entry of DataType T1 and (ic)=1 is put below P1, the

cache manager subtracts one from the [NB] field of P1, sets (ic) = 0, and,

if the dirty bit=1, writes the corresponding block in the cache array

back to disk. The result of this operation is shown in Step 3 of FIG. 9.

Referring to Step 3 of FIG. 9, the LRU List is consistent, but the cache

manager again has a unique opportunity (as a direct result of this

Partitioned-Cache structure) to "re-fetch" previously requested blocks

into the cache array in anticipation of getting additional cache hits

and lowering the response time of requesting host processes. P2 206 has

[MB]=4 and [NB]=2 meaning that there are 2 empty blocks or holes in

partition P2. Thus, the cache manager can re-fetch up to two blocks of

DataType T2 from disk. The blocks to re-fetch can be determined by the

cache manager moving P2 206 toward the bottom of the LRU-List until

either the end of the LRU-List is reached or 2 blocks of DataType T2 are

above P2 in the list. As each LRU-List-Entry with DataType T2 and (ic) = 0

is put above P2, the cache manager must see to it that: the block

corresponding to the LRU-List-Entry with DataType T2 and (ic) = 0 is

fetched from disk, tagged with DataType T2 and written into a free

location in the cache array; the bit is changed to (ic)=1; and one is

added to the [NB] field in If the cache manager elects to do this

re-fetching, the result is as shown in Step 4 of FIG. 9. Referring to Step 4 of FIG. 9, the LRU-List is consistent, but the cache

manager again has a unique opportunity (as a direct result of this

Partitioned Cache structure) to re-fetch previously requested blocks

into the cache array in anticipation of getting additional cache hits

and lowering the response time of requesting host processes. P3 208 has

[MB] = 2 and [NB] = 0 meaning that there are 2 empty blocks or holes in

partition P3. The cache manager can re-fetch two blocks of DataType T3

from disk, tag them with DataType T3, write them into free locations in

the cache array, set (ic)=1, and add two to the [NB] field in P3. If the

cache manager elects to do this re-fetching, the result is shown in Step

5 of FIG. 9.

Those skilled in the art will recognize that there has been described a

partitioning and control system for dividing up a solid-state memory

which fulfills the needs of the art and objects of the invention

mentioned above. Specifically, a method for dynamically assigning

DataTypes to blocks of data based on who requested them, how they were

requested, the intent of the request, and the kind of information stored

in the block is described.

While the invention has been shown and described with DETD reference to the

embodiments above, it will be understood by those skilled in the art

that various changes in forms and detail may be made therein without

departing from the essence, scope, and teaching of the invention.

Furthermore, it will be appreciated that the method of the invention has

applicability beyond embodiments specifically described. For example: 1)

some of the control mechanisms can be used to control a cache that is

physically partitioned (i.e. an in-host memory cache and disk caches);

2) by allowing for a hierarchy of DataTypes (e.g. T1 consists of

subtypes T1b, T1c, . . , T1n), any or all of the partitions in the

embodiment described above could themselves be divided into a

Partitioned Cache and be managed by the same cache manager using the

same LRU-List by simply including Sub-Partition-Entries (e.g. Pla,

Plb, . . . , Pln) in the LRU-List. 3) any cache, subcache, or

partition of a cache that is managed by a single LRU List (i.e. those

given in the references) could be partitioned into the Partitioned

Cache, described in this invention, with the advantages given in the

references added to the advantages of the Partitioned Cache given

herein. 4) Since the embodiment of the cache directory illustrated in

FIGS. 4a-4f and FIG. 6 orders blocks globally in one list and at the

same time orders and controls the flow of the blocks in each

partition, that cache directory can be used by other software programs

to control partitioned caches that have an arbitrary logical flow of

blocks from one partition to another, provide arbitrary orderings

other than LRU, and allow blocks of differing sets of DataTypes to be in

each partition. That is, a requested block could first go into

partition P3, then flow to partition P1, then to P0, and when pushed

from PO, go into either P1, P2, or P3 according to its DataType. The

mechanism for such control is provided by the cache directory structure,

the preferred embodiment of which is illustrated in FIGS. 4a-4f and FIG.

6.

What is claimed is: CLM

1. A method for managing a cache hierarchy having a fixed total storage

capacity, said cache hierarchy being sited in a data path

processor to an external storage subsystem, comprising the steps of: (a)

logically partitioning said cache hierarchy to form a least recently

used (LRU) global cache and a plurality of LRU destaging local caches,

each local cache i being bound to objects having a unique data type

 $ilde{ t T}( exttt{i})$ ,  $exttt{i}$  being an identifier designating one of the plurality of local

caches and T(i) being an identifier designating the unique data type

resident in cache i; (b) responsive to access commands from said

processor, storing objects of all types in said global cache and

maintaining them in said global cache in LRU order, objects being staged

to the global cache either from one of the local caches or from the

external storage subsystem if not present in said local caches; (c) upon

the global cache attaining a cache full condition, destaging an LRU

object of type T(i) from the global cache to the local cache storing

type T(i) data, a cache full condition under an LRU global or local

cache being one where the storage of an additional object in a cache

results in the destaging of at least one object in LRU order; and (d)

upon any one or more of the local caches attaining a cache full

condition, destaging an LRU object from said one or more local caches to

the external storage subsystem.